

DECLARATION AND POWER OF ATTORNEY

As a below named sole inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention, design or discovery entitled:

**"SYSTEM AND METHOD FOR DESIGNING AND OPTIMIZING THE  
MEMORY OF AN EMBEDDED PROCESSING SYSTEM"**

the specification of which is attached hereto.

I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above;

I acknowledge the duty to disclose to the Office all information known to me to be material to the patentability of this application as defined by Title 37, Code of Federal Regulations, § 1.56.

I hereby claim no foreign priority benefits under 35 U.S.C. § 119 of any foreign application(s) for patent or inventor's certificate on which priority is claimed.

I hereby claim no benefit under Title 35, United States Code, § 120 of any United States application. I acknowledge the duty to disclose to the Office all information known to me to be material to patentability as defined in § 1.56 which became available between the filing date of any prior application(s) and the national or PCT international filing date of this application.

I hereby appoint:

Theodore E. Galanthay, Registration No. 24,122

Lisa K. Jorgenson, Registration No. 34,845

Robert D. McCutcheon, Registration No. 38,717

Jeffrey D. Moy, Registration No. 39,307

of STMicroelectronics, Inc., and

William A. Munck, Registration No. 39,308

John T. Mockler, Registration No. 39,775

of the firm of NOVAKOV ♦ DAVIS, P.C. my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the United States Patent and Trademark

Office connected therewith, and to file and prosecute any international patent applications filed thereon before any international authorities under the Patent Cooperation Treaty.

Send correspondence to:

Lisa K. Jorgenson  
STMicroelectronics, Inc.  
1310 Electronics Drive  
Carrollton Texas 75006

Direct telephone calls to:

Lisa K. Jorgenson  
(214) 462-6000

Atty. Docket No.:

99-LJ-186

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of inventor: Vidyabhusan Gupta

Inventor=s signature:

Vidyabhusan Gupta

Date:

6/9/00

Residence (City, County, State): Palo Alto, Santa Clara County, California

Citizenship: United States of America

Post Office Address: 640 Ashton Avenue  
Palo Alto, California 94306

SYSTEM AND METHOD FOR DESIGNING AND OPTIMIZING THE  
MEMORY OF AN EMBEDDED PROCESSING SYSTEM

**Inventor(s) :**

Vidyabhushan Gupta  
640 Ashton Avenue  
Palo Alto  
Santa Clara County  
California 94306  
Citizen of United States

**Assignee :**

STMicroelectronics, Inc.  
1310 Electronics Drive  
Carrollton, Texas 75006-5039

<b>CERTIFICATE OF EXPRESS MAIL</b>		
I hereby certify that this correspondence, including the attachments listed, is being mailed in an envelope addressed to Commissioner of Patents and Trademarks, Washington, DC 20231, using the Express Mail Post Office to Addressee service of the United States Postal Service on the date shown below.		
<u>Laura Zavala</u> Printed Name of Person Mailing	<u>E5033100386US</u> Express Mail Receipt No.	
<u>Laura Zavala</u> Signature of Person Mailing	<u>10-9-00</u> Date	

William A. Munck  
John T. Mockler  
Novakov ♦ Davis, P.C.  
750 North Saint Paul Street  
Suite 2000  
Dallas, Texas 75201-3286  
(214) 922-9221